

UNITED STATES PATENT APPLICATION

**METHOD AND APPARATUS FOR IMPLEMENTING A LOW DENSITY
PARITY CHECK CODE IN A WIRELESS SYSTEM**

INVENTORS:

Bo Xia

Eric Jacobsen

**Law Offices of John C. Scott, LLC
7860 North Hayden Road, Suite LLL102
Scottsdale, AZ 85258**

**Attorney Docket No.: 1000-0037
Client Reference No.: P19060**

METHOD AND APPARATUS FOR IMPLEMENTING A LOW DENSITY PARITY CHECK CODE IN A WIRELESS SYSTEM

5

The present application claims the benefit of U.S. Provisional Application Serial No. 60/536071, filed Jan 12, 2004, entitled "A SYSTEM APPARATUS AND ASSOCIATED METHODS FOR HIGH THROUGHPUT WIRELESS NETWORKING."

A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by any one of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

TECHNICAL FIELD

The invention relates generally to wireless communications and, more particularly, to error correction coding schemes for use in wireless systems.

20

BACKGROUND

Wireless channels are often plagued by noise and/or interference effects that can compromise the quality of the communication flowing there through. One strategy for addressing these concerns involves the use of a forward error correction code to encode data before it is transmitted. The forward error correction code adds redundant information to the original data that allows errors in transmission to be corrected after signal reception. Structures and techniques are needed for reliably and efficiently implementing forward error correction in wireless systems.

30

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram illustrating an example wireless network arrangement in accordance with an embodiment of the present invention;

Fig. 2 is a block diagram illustrating an example orthogonal frequency division multiplexing (OFDM) transmitter chain that may be used within a wireless device in accordance with an embodiment of the present invention;

Fig. 3 is a block diagram illustrating an example LDPC encoder in accordance with an embodiment of the present invention;

Fig. 4 is a diagram illustrating a Tanner graph that describes an example LDPC code; and

Fig. 5 is a flowchart illustrating an example method for use in processing data within a wireless device in accordance with an embodiment of the present invention.

DETAILED DESCRIPTION

In the following detailed description, reference is made to the accompanying drawings that show, by way of illustration, specific embodiments in which the invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. It is to be understood that the various embodiments of the invention, although different, are not necessarily mutually exclusive. For example, a particular feature, structure, or characteristic described herein in connection with one embodiment may be implemented within other embodiments without departing from the spirit and scope of the invention. In addition, it is to be understood that the location or arrangement of individual elements within each disclosed embodiment may be modified without departing from the spirit and scope of the invention. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, appropriately interpreted, along with the full range of equivalents to which the claims are entitled. In the drawings, like numerals refer to the same or similar functionality throughout the several views.

Fig. 1 is a block diagram illustrating an example wireless network arrangement 10 in accordance with an embodiment of the present invention. As illustrated, one or more wireless user devices 12, 14, 16 are communicating with a wireless access point (AP) 18 via corresponding wireless links. The AP 18 provides access to a network for the user devices 12, 14, 16 (e.g., a private network, a public network, the Internet, a public switched telephone network, a local area network (LAN), a municipal area network (MAN), a wide area network (WAN), and/or others). The wireless user devices 12, 14, 16 may include any form of device that may be used to wirelessly access a network including, for example, a laptop, desktop, palmtop, or tablet computer having wireless networking capability, a personal digital assistant (PDA) having wireless networking capability, a cellular telephone or other handheld wireless communicator, a pager, and/or others. The wireless links between the wireless devices 12, 14, 16 and the access point 18 may experience noise and/or various interference effects that can compromise communication quality. To overcome such problems, forward error correction may be used. That is, a forward error correction (FEC) coder may be provided within a transmitting device to encode data before it is wirelessly transmitted. When the signal is received, a FEC decoder may be used to decode the signal. The FEC decoder is capable of detecting and correcting one or more errors in the received data. In this manner, errors caused by noise and/or interference effects in the channel may be overcome. In one aspect of the present invention, a low density parity check (LDPC) code is used as a FEC code within a wireless device.

In at least one embodiment, features of the present invention are implemented within an orthogonal frequency division multiplexing (OFDM) based wireless system. Fig. 2 is a block diagram illustrating an example OFDM transmitter chain 20 that may be used within a wireless device (e.g., a wireless user device, a wireless access point, etc.) in accordance with an embodiment of the present invention. As illustrated, the transmitter chain 20 may include one or more of: a FEC coder 22, a mapper 24, a serial to parallel converter 26, an inverse fast Fourier transform (IFFT) unit 28, a guard interval (GI) addition unit 30, a wireless transmitter 32, and one or more transmit antennas 34. The FEC coder 22 receives user data at an input thereof and encodes the

data using a forward error correction code. As will be described in greater detail, in at least one embodiment, the FEC coder 22 may utilize a special form of low density parity check (LDPC) code to perform the coding. The mapper 24 receives code words from the FEC coder 22 and maps the code words based upon a predetermined modulation constellation. Any form of modulation scheme may be used, including, for example, binary phase shift keying (BPSK), quadrature phase shift keying (QPSK), 16 symbol quadrature amplitude modulation (16-QAM), 64 symbol quadrature amplitude modulation (64-QAM), and/or others. The serial to parallel converter 26 transforms a serial stream of modulation symbols output by the mapper 24 into a parallel format for delivery to the IFFT 28. The IFFT 28 performs an inverse fast Fourier transform on the modulation symbols input thereto to convert the symbols from a frequency domain representation to a time domain representation. Although illustrated as an inverse fast Fourier transform in Fig. 2, it should be understood that any form of inverse discrete Fourier transform may be used in the transmitter chain 20.

The GI addition unit 30 adds a guard interval to the time domain signal representation output by the IFFT 28. Guard intervals are placed in transmitted signals to, among other things, increase the immunity of the signals to, for example, multipath effects in the channel. The wireless transmitter 32 is operative for performing functions such as, for example, up-converting the signal, power amplifying the signal, etc. before transmission. One or more transmit antennas 34 may be provided to facilitate signal transmission into the wireless channel. Any form of antenna(s) may be used including, for example, a dipole, a patch, a helix, an antenna array, and/or others. In at least one embodiment, antenna diversity techniques are implemented. In some other embodiments, multiple input, multiple output (MIMO) techniques are used. Other forms of wireless transducer may alternatively be used instead of antennas (e.g., a infrared (IR) diode in an IR-based wireless system, etc.).

It should be appreciated that the transmitter chain 20 of Fig. 2 is merely illustrative of one possible transmitter architecture that may utilize features of the invention. Many other architectures may alternatively be used. In at least one embodiment, a transmitter chain is used that is configured in accordance with an IEEE

802.11 wireless networking standard (ANSI/IEEE Std 802.11-1999 Edition and its progeny). Other wireless standards may alternatively or additionally be used.

As described above, in at least one embodiment of the invention, the FEC coder 22 may utilize a low density parity check (LDPC) code to perform the forward error correction coding. In a general analysis, an (n,k) LDPC code has k information bits and n coded bits with code rate $r = k/n$. A parity check matrix H of dimension (n-k)×n may be developed that fully describes the LDPC code. The parity check matrix H defines a set of equations:

$$\bar{v} \cdot H^t = 0 \quad (\text{Equation 1})$$

for all code words v of the code, where H^t is the transpose of parity check matrix H. An example parity check matrix H and the corresponding expanded parity check equations are shown below for an LDPC code (9,3):

$$H = \begin{bmatrix} 1 & & 1 & & 1 & & & & \\ & 1 & & 1 & & 1 & & & \\ & & 1 & & 1 & & 1 & & \\ 1 & & & 1 & & & & 1 & \\ & 1 & & & 1 & 1 & & & \\ & & 1 & 1 & & & 1 & & \end{bmatrix} \iff \begin{cases} v_1 + v_4 + v_7 = 0 \\ v_2 + v_5 + v_8 = 0 \\ v_3 + v_6 + v_9 = 0 \\ v_1 + v_5 + v_9 = 0 \\ v_2 + v_6 + v_7 = 0 \\ v_3 + v_4 + v_8 = 0 \end{cases}$$

where v_k represents the bits of the codeword v . LDPC codes may be encoded via a generator matrix G. For a given information vector \bar{u} to be encoded, the corresponding code word \bar{v} may be generated as follows:

$$\bar{v} = \bar{u} \cdot G \quad (\text{Equation 2})$$

From equations 1 and 2, it follows that:

$$\bar{u} \cdot G \cdot H^t = 0 \quad (\text{Equation 3})$$

Since \bar{u} is an arbitrary vector, the following relationship applies:

$$G \cdot H^t = 0 \quad (\text{Equation 4})$$

5

For a given parity check matrix H, there will typically be 2^k different G matrices that satisfy Equation 4, provided the rank of the H matrix is n-k. One of these generator matrices has the format:

$$G = [I_{k \times k} \mid P_{k \times (n-k)}] \quad (\text{Equation 5})$$

10

where $I_{k \times k}$ is a k×k identity matrix and $P_{k \times (n-k)}$ is a k×n-k matrix. A coder implementing the generator matrix of Equation 5 is known as a systematic encoder since the first k bits of the code word are identical to the k information bits.

15

The parity check matrix H for an LDPC code may be represented as having two sub-matrices, as follows:

$$H = [H_1 \mid H_2] \quad (\text{Equation 6})$$

20

where sub-matrix H_1 has dimension (n-k)*k and sub-matrix H_2 has dimension (n-k)*(n-k). According to Equation 4, and assuming that H_2 is non-singular, it follows that:

$$I \cdot H_1^t + P \cdot H_2^t = 0 \Rightarrow P = H_1^t H_2^{-t} \quad (\text{Equation 7})$$

25

and the codeword \bar{v} is in the format:

$$\bar{v} = \bar{u} \cdot G = [\bar{u} \mid \bar{u}P] = [\bar{u} \mid \bar{u}H_1^t H_2^{-t}] \quad (\text{Equation 8})$$

For some LDPC codes, high encoding complexity may arise if a high density H_2^{-t} matrix is used in Equation 8 above. However, in at least one embodiment of the present invention, the sub-matrix H_2 is implemented as $f(D) = 1 + D$, which
 5 allows H_2^{-t} to be realized using a well known differential encoder. The encoding process in such an embodiment may be expressed as:

$$\bar{v} = [\bar{u} \mid \bar{u}H_1' H_2^{-t}] = \left[\bar{u} \mid \bar{u}H_1' \frac{1}{1+D} \right] \quad (\text{Equation 9}).$$

10 where D is a unit delay.

Fig. 3 is a block diagram illustrating an example LDPC encoder 40 in accordance with an embodiment of the present invention. The LDPC encoder 40 may be implemented as part of, for example, the FEC unit 22 of Fig. 2 or FEC functionality within other wireless devices. As illustrated, the LDPC encoder 40 includes: a matrix
 15 multiplier 42, a storage medium 44, a differential encoder 46, and a concatenation unit 48. The storage medium 44 is operative for storing a representation of the sub-matrix H_1 (or the entire parity check matrix H) for use in LDPC encoding. The matrix representation stored on the storage medium 44 may be in conventional matrix form, in list file form (as in Appendix A), in transpose form, or in any
 20 other form that is descriptive of the content of the matrix. Although not shown, the information stored within the storage medium 44 may also be used to perform LDPC decoding within the corresponding wireless apparatus (i.e., during receive operations). Any type of storage medium may be used including, for example, a semiconductor memory, a read only memory (ROM), a random access memory
 25 (RAM), an erasable programmable read only memory (EPROM), an electrically erasable programmable read only memory (EEPROM), a flash memory, a magnetic or optical card, a magnetic disk, an optical disk, a CD-ROM, a magneto-optical disk, and/or other forms of machine readable storage. The storage medium 44 may be a dedicated storage unit (e.g., to store only the parity check matrix H , the sub-

matrix H'_1 , etc.) or it may also be used to store other information.

The matrix multiplier 42 receives an information vector \bar{u} at an input thereof. The matrix multiplier 42 then performs a matrix multiplication of the vector \bar{u} and the sub-matrix H'_1 . The result of the matrix multiplication is then
5 delivered to the differential encoder 46 which performs a differential encoding operation thereon (i.e., $\frac{1}{1+D}$). The matrix multiplier 42 and the differential encoder 46 may operate independently of one another or their operation may be pipelined (e.g., once a bit is output from the matrix multiplier 42 it is immediately used by the differential encoder 46). The output of the differential
10 encoder 46 is vector \bar{p} . The concatenation unit 48 concatenates the original information vector \bar{u} with the vector \bar{p} to generate the codeword \bar{v} . The codeword \bar{v} may then be delivered to a next processing stage within a wireless transmitter chain (e.g., mapper 24 in the transmitter chain 20 of Fig. 2).

In at least one embodiment of the present invention, a (2000, 1600) LDPC
15 code is implemented within the transmitter chain of a wireless apparatus. A list file describing a parity check matrix H that is used in one such implementation is set out in Appendix A herein. The list file of Appendix A describes the data within the corresponding parity check matrix. The parity check matrix H of Appendix A (or a portion thereof) may be stored within, for example, the storage
20 medium 44 of Fig. 3. In at least one embodiment, only the portion of the parity check matrix H of Appendix A that corresponds to sub-matrix H_1 (or the transpose thereof) is stored within the storage medium 44 (i.e., the columns having a weight of 4 in the matrix description of Appendix A). The sub-matrix H_1 of the parity check matrix H of Appendix A is relatively low-density with a
25 uniform column weight of four. The LDPC code corresponding to the matrix H of Appendix A has been designed to provide good performance with variable-length data blocks, while still achieving a manageable implementation complexity. The codeword length has been selected to provide a good tradeoff between performance and complexity for use in wireless (and some wireline)

applications. It should be appreciated that small variations may be made to the parity check matrix H of Appendix A with little or no degradation in performance. As used herein, a matrix is “substantially as described in the list file of Appendix A” if the matrix is the same as the matrix described in Appendix A or the matrix varies from the matrix described in Appendix A in a manner that produces little or no degradation in performance.

It should be understood that the parity check matrix H described in Appendix A is merely one example of a parity check matrix that may be used in accordance with embodiments of the present invention. In other embodiments, other parity check matrices may be used.

As described above, the parity check matrix H of Appendix A is described using a list file. This method of matrix description will be discussed below. A parity check matrix H will typically include ones and zeros in locations throughout the matrix. The list file of Appendix A describes the locations of these one and zeros for the subject matrix. A full definition of an LDPC code can be accomplished through identification of the locations of the “edges” between the “variable nodes” (codeword bits) and “check nodes” (parity relationships). Fig. 4 is a diagram illustrating a Tanner graph 50 that describes an example LDPC code. The Tanner graph 50 illustrates the arrangement of the check nodes 52, the variable nodes 54, and the “edges” 56 connecting them for the corresponding code. The codeword is made up of the bits represented by the variable nodes 54. For the code of Fig. 4, each codeword has ten bits. Each check node 52 represents a parity relationship between the codeword bits represented by the variable nodes 54 connected to it by the edges 56. The number of edges 56 connected to a check node 52 is called the “degree” of the check node 52. Likewise, the number of edges 56 connected to a variable node 54 is called the “degree” of the variable node 54. For the illustrated code, all check nodes 52 are of degree eighteen, all variable nodes 54 related to the systematic information bits are of degree four, and all variable nodes 54 corresponding to parity bits are of degree two, except for the last, which is of degree one.

Since the organization of the edges in LDPC codes appears random, the edge locations must be explicitly defined by means of a list. A straightforward means of describing a code by means of such a list follows. The matrix $H = [H_1 \ H_2]$ comprises a regular matrix H_1 with constant column weight 4 and a weight-2 lower-triangular-inverse matrix H_2 for efficient encoding purposes. An LDPC code list file may contain three parts to fully describe a parity check matrix H (i.e., all of the ones of the matrix): (a) matrix size (column, row); (b) column weights (number of ones) of each column; and (c) locations of ones in each column. It should be noted that the convention for the indices is zero-based, with the index of the first element of each column being zero. An example H matrix for a (9,3) LDPC code follows:

$$H = \begin{bmatrix} 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \\ 0 & 0 & 1 & 0 & 0 & 1 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 & 0 \end{bmatrix}$$

and the corresponding list file is:

```

9 6
2 2 2 2 2 2 2 2 2
0 3
1 4
2 5
0 4
1 5
2 3
0 5
1 3

```

The list file set out in Appendix A for the (2000, 1600) LDPC code follows the same basic approach.

5 Fig. 5 is a flowchart illustrating an example method 60 for use in processing data within a wireless device in accordance with an embodiment of the present invention. Input data is first matrix multiplied by a transpose of a first portion (i.e., H_1^T) of a parity check matrix H (block 62). The parity check matrix H (or some portion thereof) may be stored within a storage medium of the wireless device. In at least one
10 embodiment, the parity check matrix H described in Appendix A is used. A result of the matrix multiplication may then be processed by a differential encoder to generate coded data (block 64). The original input data and the coded data are then concatenated to form a code word (block 66). A wireless signal is subsequently generated and transmitted that includes the code word (block 68). Other code words may also be part
15 of the transmission. In at least one embodiment, the wireless signal is an orthogonal frequency division multiplexing (OFDM) signal. In at least one implementation, the method 60 of Fig. 5 (or a variant thereof) is embodied as a plurality of instructions stored on a machine readable storage medium that may be executed by a digital processing device.

20 The inventive techniques and structures may be used in any of a wide variety of different wireless devices, components, and systems. For example, in various embodiments, features of the invention may be implemented within laptop, desktop, palmtop, and/or tablet computers having wireless networking functionality, personal digital assistants (PDAs) having wireless networking functionality, cellular telephones
25 and other handheld wireless communicators, pagers, satellite communication devices, devices for use in point to point wireless links, devices for use in local multipoint distribution systems (LMDS) and/or multi-channel multipoint distribution services (MMDS), wireless network interface cards (NICs) and other network interface structures, integrated circuits, and/or other devices.

In the foregoing detailed description, various features of the invention are grouped together in one or more individual embodiments for the purpose of streamlining the disclosure. This method of disclosure is not to be interpreted as reflecting an intention that the claimed invention requires more features than are
5 expressly recited in each claim. Rather, as the following claims reflect, inventive aspects may lie in less than all features of each disclosed embodiment.

Although the present invention has been described in conjunction with certain embodiments, it is to be understood that modifications and variations may be resorted to without departing from the spirit and scope of the invention as those skilled in the art
10 readily understand. Such modifications and variations are considered to be within the purview and scope of the invention and the appended claims.